

# (19) United States

## (12) Patent Application Publication (10) Pub. No.: US 2019/0332561 A1 Schreiber et al.

Oct. 31, 2019 (43) **Pub. Date:** 

### (54) CONFIGURATION OF MULTI-DIE MODULES WITH THROUGH-SILICON VIAS

(71) Applicant: Advanced Micro Devices, Inc., Santa Clara, CA (US)

(72) Inventors: Russell Schreiber, Austin, TX (US); John Wuu, Fort Collins, CO (US);

Michael K. Ciraula, Fort Collins, CO (US); Patrick J. Shyvers, Fort Collins,

CO (US)

(73) Assignee: Advanced Micro Devices, Inc., Santa

Clara, CA (US)

(21)Appl. No.: 15/964,647

(22) Filed: Apr. 27, 2018

#### **Publication Classification**

(51) Int. Cl. G06F 13/38 (2006.01)G06F 13/42 (2006.01)

G06F 13/40 (2006.01)H01L 25/065 (2006.01)

U.S. Cl.

CPC ...... G06F 13/385 (2013.01); G06F 13/4243 (2013.01); H01L 2225/06544 (2013.01); H01L 25/0657 (2013.01); H01L 2225/06517 (2013.01); **G06F** 13/4004 (2013.01)

#### (57)ABSTRACT

A data processing system includes a processing unit that forms a base die and has a group of through-silicon vias (TSVs), and is connected to a memory system. The memory system includes a die stack that includes a first die and a second die. The first die has a first surface that includes a group of micro-bump landing pads and a group of TSV landing pads. The group of micro-bump landing pads are connected to the group of TSVs of the processing unit using a corresponding group of micro-bumps. The first die has a group of memory die TSVs. The subsequent die has a first surface that includes a group of micro-bump landing pads and a group of TSV landing pads connected to the group of TSVs of the first die. The first die communicates with the processing unit using first cycle timing, and with the subsequent die using second cycle timing.

